CPU cache

Results: 1614



#Item
31Cache / Computing / Computer memory / Compiler optimizations / Computer engineering / Computer architecture / CPU cache / Central processing unit / Optimizing compiler / Loop interchange / Cache-oblivious algorithm

IEEE TRANSACTIONS ON COMPUTERS, VOL. 52, NO. 3, MARCH 2003

Add to Reading List

Source URL: www.biblioteca.uma.es

Language: English
32Computer architecture / Cache / Computing / Computer hardware / Computer engineering / Cache algorithms / Latency / Computer data storage / Solid-state drive / CPU cache / Draft:Cache memory

A Caching Mechanism Based on Data Freshness Yasunari Takatsuka, Hiroya Nagao, Takashi Yaguchi, Masatoshi Hanai, Kazuyuki Shudo Tokyo Institute of TechnologyOokayama, Meguro-ku, TokyoJapan Email: takatsu

Add to Reading List

Source URL: www.shudo.net

Language: English - Date: 2016-01-18 20:27:26
33Computing / Computer engineering / Cache / Computer hardware / Computer memory / Computer architecture / Central processing unit / CPU cache / Worst-case execution time / Draft:Cache memory / Cache algorithms

WCET Driven Design Space Exploration of an Object Cache Benedikt Huber, Wolfgang Puffitsch, Martin Schoeberl JTRES’10 Computer Architecture Design for

Add to Reading List

Source URL: d3s.mff.cuni.cz

Language: English - Date: 2010-08-17 06:40:02
34Computer memory / Computing / Computer architecture / Computer hardware / Cache / Computer engineering / Central processing unit / CPU cache / Memory hierarchy / Random-access memory / Draft:Cache memory / Scratchpad memory

Lecture 5: More on Cache Memory William Gropp www.cs.illinois.edu/~wgropp Simplified Computer

Add to Reading List

Source URL: wgropp.cs.illinois.edu

Language: English - Date: 2015-01-15 10:20:46
35Computing / Computer architecture / Parallel computing / Message Passing Interface / Multi-core processor / CPU cache / Opteron / Zen / Thread / Multiprocessing / Multithreading / Draft:Cache memory

hwloc: a Generic Framework for Managing Hardware Affinities in HPC Applications Fran¸cois Broquedis, J´erˆome Clet-Ortega, St´ephanie Moreaud, Nathalie Furmento, Brice Goglin, Guillaume Mercier, Samuel Thibault, Raym

Add to Reading List

Source URL: hal.inria.fr

Language: English - Date: 2016-06-17 14:31:53
36Computing / Computer hardware / Computer architecture / Central processing unit / Electric power / Microprocessors / Computer performance / Clock signal / Benchmark / Standard Performance Evaluation Corporation / CPU power dissipation / CPU cache

Power and Energy Code Profiling in Pharo Alexandre Bergel Pleiad Lab, DCC, University of Chile Abstract

Add to Reading List

Source URL: dl.dropboxusercontent.com

Language: English
37Cache / Computer memory / Computing / Compiler optimizations / Computer architecture / CPU cache / Central processing unit / Computer engineering / Loop interchange

1 Address-Independent Estimation of the Worst-case Memory Performance Basilio B. Fraguela, Diego Andrade and Ram´on Doallo Member, IEEE

Add to Reading List

Source URL: www.des.udc.es

Language: English - Date: 2010-07-26 05:57:20
38Computing / Concurrent computing / Computer architecture / Computer engineering / Computer memory / Cache coherency / Parallel computing / Cache / POWER8 / Random-access memory / Shared memory / CPU cache

Design of Parallel and High-Performance Computing Fall 2015 Lecture: Cache Coherence & Memory Models Motivational video: https://www.youtube.com/watch?v=zJybFF6PqEQ

Add to Reading List

Source URL: spcl.inf.ethz.ch

Language: English - Date: 2015-09-28 05:04:41
39Computer architecture / Computing / Computer engineering / Computer memory / System on a chip / Embedded microprocessors / Instruction set architectures / Application-specific integrated circuit / Random-access memory / CPU cache / ARC / Cell

MG_Boilerplate10-WP3b arial

Add to Reading List

Source URL: www.avant-tek.com

Language: English - Date: 2014-07-31 22:34:01
40Computing / Computer architecture / C / Data types / Primitive types / MIPS instruction set / Tiny Encryption Algorithm / Typedef / Pointer / CPU cache / Struct / Integer

University of California, Berkeley – College of Engineering Spring 2014 Department of Electrical Engineering and Computer Sciences Instructor: Dr. Dan Garcia

Add to Reading List

Source URL: www-inst.eecs.berkeley.edu

Language: English - Date: 2014-03-13 04:39:41
UPDATE